LUXTELLIGENCE

Optoelectronics on a chip.

We are building the next generation connectivity solutions for the Quantum and AI era.

Our solutions

We’re pioneering the next as generation connectivity solutions as for the Quantum and AI era, harnessing the power of advanced materials and pushing the boundaries of innovation. Our cutting-edge photonic integrated circuits deliver superior performance with lower energy consumption, achieving more with less. 

Check out our technology

LN-CORE

Here goes your text … Select any part of your text to access the formatting toolbar.

Order now

LT-PRO

Here goes your text … Select any part of your text to access the formatting toolbar.

Order now

Team

Alessandra Di Leo

COO

Msc in Economics & New Technologies Management​.

​15+ year’s experience driving revenues growth and operational excellence in leading Information and FinTech companies​.

Rui Ning Wang

Co-founder &​ Head of Microfabrication​

PhD in Physics with focus on Material Science.

10+ years experience in microfabrication for integrated photonics with 7 patents​.

Alberto Beccari

Co-founder & CTO

PhD in Photonics. Published in the prestigious journals Nature and Optica.

10+ years experience in integrated photonics, quantum optics and microfabrication​.

Nick Sauerwein

Co-founder, Interim CEO &​ Head of Engineering

PhD in Atomic Physics. Recipient of the Gilbert Hausmann Award 2025 from EPFL.

10+ years of experience in optical and microwave test and measurement systems.​

See more

Frequently asked questions

Everything you need to know about our solutions

An MPW is a multi-project wafer run aimed at fast prototyping and design testing. Multiple clients submit their designs to the same batch and share the wafer space, which helps reduce costs while preserving their design secrecy. In this case, the vertical stack (i.e., the dimensions of the material layers) is fixed to the optimized value.

A DPW is a dedicated project wafer run where the whole wafer space is dedicated to the client, with the liberty to [choose the vertical stack? (we decided not change the stack?)] choose the die size and total number of wafers.

We perform our TFLT and TFLN fabrication runs on 4-inch wafers.

We are also in the process of transferring our fabrication to large volume foundries supporting 6-inch and 8-inch wafers. Please contact us for details.

For TFLT and TFLN MPW runs, the standard die size is 1 cm × 0.5 cm. There is also an option to reserve space for multiple dies and unify them into a single die, subject to an additional R&D cost. The extraordinary axis is aligned along the short dimension. The modulator electrodes and modulated waveguides are aligned along the long side of the die.

For DPW runs, the die size is flexible and is defined by mutual agreement prior to the start of fabrication.

You will receive at least 12 copies of your designed chip.

We can increase the number of chips by processing a supplementary wafer at additional cost.

We typically suggest starting with 2 wafers in a dedicated run with the ability of extending the batch up to [6-8 wafers (talk to Rui)] in the R&D cleanroom. Multiple batches can be ordered with shifted delivery times.

At the moment, we are transferring our fabrication process that can handle up to 10,000 wafers per month.

You can find the GDSFactory cells on our GitHub repository:

  • TFLT: [GitHub link]
  • TFLN: [GitHub link]

Our TFLT stack supports both the O-band and C-band components with high-resistivity terminations.

Our TFLN stack has only C-band components.

The client is free to suggest their own geometries. However, the minimal fabrication dimensions of 250 nm for waveguides and 800 nm for electrodes must be satisfied. A complete documentation with details on fabrication constrains is sent after signing an NDA.

You will receive a comprehensive design manual with examples and explanations. Upon availability, our engineers can provide certain fabrication and experimental data. Design consulting services are possible upon mutual agreement prior sending a purchase order.

After contacting LXT via the [contact form link], the client receives the MPW or DPW design manual. Once the purchase order (PO) is submitted, the design space is reserved and the client can begin their design.

To help minimize design errors, LXT provides multiple reference designs and examples on its open-source GitHub page.

The client must submit their completed design by the deadline published on the website for MPW runs, or by the mutually agreed deadline for DPW runs. Within two weeks following the submission deadline, LXT engineers perform a design rule check (DRC) and notify the client if any corrections are required.

After the design passes all checks, LXT proceeds with the fabrication process.

Our typical MPW lead time is 3 months for TFLN runs and 4-5 months for TFLT after the design rule check is complete. The DPW lead time depends on the number of requested wafers and complexity of the stack. Please contact our team for details.

“We’ve been using Luxtelligence products to kick start every new project and can’t imagine working without them.”

Nick Sauerwein

Head of Engineering at Luxtelligence SA

TFLN vs TFLT

Learn more about our cutting edge technology

See More

TFLN vs TFLT

Learn more about our cutting edge technology

See More

TFLN vs TFLT

Learn more about our cutting edge technology

See More

Supported by